

CLAIMS:

1. A track-and-hold circuit having an input (V_{in}) and an output signal (V_s), a bootstrap switch (14a) having as its inputs a clock signal and an input signal (V_{in}), said input signal (V_{in}) being connected to said output signal (V_s) of said circuit via level shifting (20) and buffering means (30), characterized in that said input signal of said bootstrap switch
5 (14a) comprises said output signal (V_s) of said circuit.
2. A track-and-hold circuit according to claim 1, including two or more bootstrap switches (14a, 14b), the input signal of each of which is connected to said output signal (V_s) of said circuit via said level shifting (20) and buffering means (30).
10
3. A track-and-hold circuit according to claim 1 or claim 2, wherein said buffering means (30) comprises a MOS transistor.
4. A track-and-hold circuit according to claim 3, wherein said MOS transistor
15 (30) is a PMOS transistor.
5. A track-and-hold circuit according to any one of claims 1 to 4, further comprising a capacitor (12), said input signal being connected to said capacitor (12) via a switch (10), said switch (10) being closed during a track mode of said circuit and open during
20 a hold mode of said circuit.
6. A track-and-hold circuit according to claim 5, further comprising one or more dummy switches (16) which are clocked in anti-phase to said switch (10) connecting said input signal (V_{in}) to said capacitor (12).
25
7. A track-and-hold circuit according to claim 6, wherein said input signal (V_{in}) is connected to said dummy switches (16) via a bootstrap switch (14b), having as an additional input an anti-phase clock signal.

8. An analog-to-digital converter including a track-and-hold circuit according to any one of claims 1 to 7.

9. An integrated circuit including an analog-to-digital converter according to
5 claim 8.